

## Bibliography

1. C. Liang, X.Huang, Mapping parallel fft A. Das, A. Kumar, Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs, Rapid System Prototyping (RSP), 2012 23rd IEEE International Symposium on IEEE, 2012, October, 149– 155.
2. A. Das, A.K. Singh, A. Kumar, Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCs. Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013 8th International Workshop on IEEE, 2013, July, 1-7.
3. A. Kamalizad, C. Pan, N. Bagherzadeh, Fast parallel fft on a reconfigurable computation platform, in: Proceedings of the 15th Symposiumon Computer Architecture and High Performance Computing, 2003, pp. 254–259.
4. A. Kumar Singh, T. Srikanthan, A. Kumar, W. Jigang, Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms, J. Syst. Architect. 56 (7) (2010) 242–255.
5. A. Kumar Singh, W. Jigang, A. Kumar, T. Srikanthan, Run-time mapping of multiple communicating tasks on MPSoC platforms, International Conference on Computational Science, ICCS 2010, May 2010, 1 (1) (2010) 1019–1026.
6. A. Samih, R. Wang, A. Krishna, C. Maciocco, C. Tai, Y. Solihin, Energy-efficient interconnect via router parking, in: Proceedings of the 19th International Symposium on High Performance Computer Architecture, IEEE, 2013, pp. 508– 519
7. Aamir Zia, Sachhidh Kannan, H. Jonathan Chao, Garrett S. Rose “3D NOC for many-core processors” Microelectronics Journal Vol. 42 (2011), PP (1380–1390).
8. Adesh Kumar, LopamudraBaruah, Amit Sabu “Rotator on Chip (RoC) design based on ring topological NoC” Procedia Computer Science, Elsevier Vol. 45, 2015 pp (540 – 548)

9. Ahmed Hemani, Axel Jantsch, Shashi Kumar, Adam Postula, Johnny Öberg, Mikael Millberg, Dan Lindqvist, Network on a chip: an architecture for billion transistor era, 18th NORCHIP Conference, Turku, Finland, ovember 2000, 166–173.
10. Amir-Mohammad Rahmani, PasiLiljeberga, JuhaPlosila, HannuTehnunen“Developing a power-efficient and low-cost 3D NoC using smart GALS-based vertical channels” Journal of Computer and System Sciences Vol. 79 (2013) pp(440-456)
11. Andreas Hansson, KeesGoossens and Andrei Radulescu “A Unified Approach to Mapping nd Routing on a Network-on-Chip for Both Best Effort and Guaranteed Service Traffic” indawi Publishing Corporation VLSI Design Volume 2007, pp (1-16).
12. Armin Mehran, Ahmad Khademzadeh, Samira Saeidi, DSM: a heuristic dynamic spiral mapping algorithm for network on chip, IEICE Electron. Exp. 5 (13) (2008) 464–471.
13. Ashwini Raina, V. Muthukumar, Traffic aware scheduling algorithm for network on chip, Sixth International Conference on Information Technology: New Generations, 2009, 877–882.
14. Atitallah, Rabie Ben, et al., Estimating energy consumption for an MPSoC architectural exploration, Architecture of Computing Systems-ARCS 2006, Springer Berlin Heidelberg, 2006, 298–310.
15. Aurel A. Lazar, “Programming Telecommunication Networks” IEEE Network, September 1997, pp (8-19).
16. B. Daya, C.-H. Chen, S. Subramanian, W. C. Kwon, S. Park,T. Krishna, J. Holt, A. Chandrakasan, L. S. Peh, SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-networkordering, in: Proceedings of the ACM / IEEE 41st International Symposium on Computer Architecture, ACM, 2014, pp. 25–36.
17. Bharati B. Sayankar, S.S. Limaye, Overview of network on chip architecture, 2nd National Conference on Information and Communication Technology (NCICT), 2011.

18. Bin. Xie, Tianzhou. Chen, Hu. Wei, Xingsheng. Tang, Dazhou. Wang, An energyaware online task mapping algorithm in NoC-based system, J. Supercomput. 64 (3) (2013) 1021–1037.
19. algorithm onto smart cell coarse-grained reconfigurable architecture, IEICE Trans. Electron. E93- C(3) (2010) 407–415.
20. Carvalho, Ewerson, Ney Calazans, Fernando Moraes, Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs, Rapid System Prototyping, 2007, RSP 2007, 18th IEEE/ IFIP International Workshop on IEEE, 2007.
21. Chen-Ling Chou, Radu Marculescu, Contention-aware application mapping for Network-on-Chip communication architectures, IEEE International Conference on Computer Design, 2008, 164–169.
22. Chen-Ling Chou, Radu Marculescu, Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip, IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst. 29 (1) (2010).
23. Chen-Ling Chou, Radu Marculescu, User-aware dynamic task allocation in networks-on-chip, Design, Automation and Test in Europe, 2008, 1232–1237.
24. Ciprian Radu,Md. Shahriar Mahbub and Lucian Vintan.,”Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping.”,Microprocessors and Microsystems 37 (2013), page no. 65–78,Elsevier.
25. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S.Stergiou, L.Benini, G.DeMicheli, Noc synthesis flow for customized domain specific multiprocessor systems-on-chip, Parallel Distrib. Syst., IEEE Trans. 16(2)(2005) 113–129
26. David Atienzaa, Federico Angiolini, Srinivasan Murali, Antonio PullinidLucaBeninic, Giovanni De Michelia, “Network-on-Chip design and synthesis outlook” Integration The VLSI Journal Elsevier, Vol. 41, 2008, pp(340-359).
27. De Moura, Leonardo, Nikolaj Bjørner. Z3: An Efficient SMT

- solver. Tools and Algorithms for the Construction and Analysis of Systems, Springer, Berlin Heidelberg, 2008, pp. 337–340.
28. E. Oruklu, X. Xiao, J.Saniie, Reduced memory and low power architectures for cordic-based fft processors, *J. Signal Process. Syst.*, 66 (2) (2012) 129–134
29. E.W. Brião, D. Barcelos, F. Wronski, F.R. Wagner, Impact of task migration in NoC-based MPSoCs for soft real-time applications, *Very Large Scale Integration, 2007, VLSI-SoC 2007, IFIP International Conference on IEEE, 2007, October*, 296–299.
30. Eman Kamel Gawish, M. Watheq El-Kharashi, M.F.Abu-Elyazeed “Variability-tolerant routing algorithms for Networks-on-Chip” *Microprocessors and Microsystems Vol. 38 (2014)* pp(1037–1045)
31. Ewerson Carvalho, César Marcon, Ney Calazans, Fernando Moraes, Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs, *International Symposium on System-on-Chip, (2009)* 087–090.
32. Ewerson Carvalho, Ney Calazans, Fernando Moraes, Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs, *18th IEEE/IFIP International Workshop on Rapid System Prototyping, 2007*, 34–40.
33. Feng Wang, Xiantuo Tang, Zuocheng Xing “Applying partial power-gating to bit-sliced network-on-chip” *Microelectronics Journal, Elsevier Vol. 46(2015)*, pp (1002–1011).
34. Feng Wang, Xiantuo Tang and Zuocheng Xing., “Applying Partial Power-Gating to Direction-Sliced Network-on-Chip.”, Vol. 2015 (2015), Article ID 862387, *Journal of Electrical and Computer Engineering, Hindawi*.
35. Ganghee Lee, Kiyoung Choi, and Nikil D. Dutt, “Mapping Multi-Domain Applications onto Coarse Grained Reconfigurable Architectures” *IEEE Transactions on Computer Aided Design on Integrated Circuits and Systems, Vol. 30, No.5, May 2011*, pp (637–650)

36. Haoyuan Ying, Ashok Jaiswal, Thomas Hollstein, Klaus Hofmann "Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies" Journal of Systems Architecture, Elsevier, Vol. 59, (2013), pp (528–542).
37. Haytham Elmiligi, Fayeze Gebali, M. Watheq El-Kharashi "Power-Aware Mapping for 3D-NoC Designs using Genetic Algorithms" 2014 International Workshop on the Design and Performance of Networks on Chip (DPNoC), Procedia Computer Science, Elsevier Vol. 34 (2014), pp( 538 – 543).
38. Hiroaki Morino, Thai Thach Bao, Nguyen Hoaison, Hitoshi Aida Tadao Saito "A Scalable Multistage Packet Switch for Terabit IP Router Based on Deflection Routing and Shortest Path Routing" © 2002 IEEE, IEEE Xplorer, pp (2179-2185)
39. HyungGye Lee and Naehyuck Chang, Umit Y. Ogras and RaduMarculescu "On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus, and Network-on-Chip Approaches" ACM Transactions on Design Automation of Electronic Systems, Vol. 12, No. 3, August 2007, pp (1-20)
40. I. Cho, C.-C. Shen, Y. Tachwali, C.-J. Hsu, S. Bhattacharyya, Configurable, resource-optimized fft architecture for ofdm communication, in: Proceedings of the 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 2013, pp. 2746–2750
41. J. Kim, Low-cost router micro architecture for on-chip networks, in: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Micro- architecture, ACM, 2009, pp. 255–266.
42. J. Kwong, M. Goel, a high performance split-radix fft with constant geometry architecture, in: Proceedings of the Design, Automation Test in Europe Conference Exhibition, 2012, pp. 1537–1542,
43. J. S. Kim, M. B. Taylor, J. Miller, D. Wentzlaff, Energy

characterization of a tiled architecture processor with on-chip networks, in: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, IEEE, 2003, pp. 424–427

44. J. Soumya, S. Chattopadhyay, Application-specific network-on-chip synthesis with flexible router placement, *J. Syst. Architect.*, 59 (7) (2013) 361–371.

45. Jason Cong, Yuhui Huang, and Bo Yuan “A Tree-Based Topology Synthesis for On-Chip Network” Computer Science Department University of California, Los Angeles Los Angeles, USA, IEEE Conference proceedings, (2011) pp (650-658)

46. Jia Huang, Christian Buckl, Andreas Raabe, Alois Knoll, Energy-aware task allocation for Network-on-Chip based heterogeneous multiprocessor systems, 19th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), 2011, 447–454.

47. Jingcao Hu, Radu Marculescu, Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints, *Design, Automation and Test in Europe Conference and Exhibition*, 1, 2004, 234–239.

48. Jingcao Hu, Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, 2003, 233–239.

49. Junxiu Liu, Jim Harkin, Yuhua Li, Liam Maguire “Low cost fault-tolerant routing algorithm for Networks-on-Chip” *Microprocessors and Microsystems Elsevier*, Vol. 39 (2015) pp (358–372)

50. K. Hamwi, O. Hammami, Design and implementation of mpsoc single chip with butterfly network, in: Proceedings of the 18th IEEE/IFIP International Conferenceon VLSI and System-on-Chip, VLSI-SoC, 2010, pp. 143–148.

51. KamelMessaoudi, HichemMayache, AtefBenhaoues, El-Bay Bourennane , Salah Toumi “Connection of H.264/AVC hardware IPs using a specific Networks-on-Chip” *Microprocessors*

and Microsystems Journal Elsevier Vol. 39 (2015) 609–620.

52. Ke Pang, Virginie Fresse b, Suying Yao and Otavio Alcantara De Lima Jr., "Task mapping and mesh topology exploration for an FPGA-based network on chip", Microprocessors and Microsystems 39 (2015), page no. 189–199, Elsevier.
53. L. Benini, G. De Micheli, Networks on chips: a new SoC paradigm, Computer 35 (1) (2002) 70–78.
54. L. Chen, D. Zhu, M. Pedram, T. M. Pinkston, Power punch: towards non- blocking power-gating of NoC routers, in: Proceedings of the IEEE 21st International Symposiumon High Performance Computer Architecture, IEEE, 2015, pp. 378–389.
55. L. Song, Y. Jiang, Fast parallel fft on ctaiji: A coarse-grained reconfigurable computation platform, in: Parallel and Distributed Processing and Applications, Springer, 2005, pp. 188–195.
56. Leandro Möller, Leandro Soares Indrusiak, Luciano Ost, Fernando Moraes, Manfred Glesner, Comparative analysis of dynamic task mapping heuristics in heterogeneous NoC-based MPSoCs, International Symposium on System on Chip (SoC), 2012, 1–4.
57. Liyang Zhou, Ming-e Jing, Xiaoyang Zeng, Task-binding Based branch-andbound algorithm for NoC mapping, IEEE International Symposium on Circuits and Systems (ISCAS), May 2012, 648–651.
58. Loghi, Mirko, Massimo Poncino, Luca Benini. Cycle-accurate power analysis for multiprocessor systems-on-a-chip, Proceedings of the 14th ACM Great Lakes symposium on VLSI, ACM, 2004.
59. M. Kistler, M. Perrone, F. Petrini, Cell multiprocessor communication network: built for speed, IEEE Micro 26 (3) (2006) 10–23.
60. M. R. Casu, M. K. Yadav, M. Zamboni, Power-gating technique for network-on- chip buffers, Electron. Lett. 49(23) (2013) 1438–1440.

61. Majid Rezazadeh, FarshadSafaei, MahsaMoazez "Flattening: An efficient approach to improving the performance of conventional MINs" Microelectronics Journal, Elsevier, Vol. 46, (2015), pp 875–892.
62. Mike Santarini "FPGA Command Centre Stage in Next Gen Wired Networks" XCell Journal Today, Vol.1 issue 67, (2009), pp (10-14).
63. Mohammad Abdullah Al Faruque, Rudolf Krist, Jörg Henkel, ADAM: run-time agent-based distributed application mapping for on-chip communication, Proceedings of the 45th Annual Design Automation Conference, 2008, 760– 765.
64. N. Prasad, I. Chakrabarti, S. Chattopadhyay, Noc based multiplier -less constant geometry fft architecture, in: Proceedings of the Fourth International Conference of Emerging Applications of Information Technology (EAIT), 2014, pp. 173–178,
65. N.Prasad, Santanu Chattopadhyay, IndrajitChakrabarti "Reconfigurable data parallel constant geometry fast Fourier transform architectures on Network-on-Chip" Microprocessors and Microsystems Elsevier, Vol. 39, (2015) pp (741–751).
66. P. Boopal, M. Garrido, O. Gustafsson, A reconfigurable fft architecture for variable-length and multi-streaming ofdm standards, in: Proceedings of the International Symposium on Circuits and Systems (ISCAS), IEEE, 2013, pp.2066–2070,
67. P. Meher, J. Valls, T. - B. Juang, K. Sridharan, K. Maharatna, 50 years of cordic: algorithms, architectures, and applications, Circ. Syst. I: Regul. Pap., IEEE Trans. 56 (9) (2009) 1893–1907
68. Pradip Kumar Sahu, Santanu Chattopadhyay "A survey on application mapping strategies for Network-on-Chip design" Journal of Systems Architecture, Vol 59 (2013) pp (60–76).
69. R. Aioldi, F. Garzia, J. Nurmi, Fft algorithms evaluation on a homogeneous multi-processor system-on-chip, in: Proceedings of the 39th International Conference on Parallel Processing Workshops (ICPPW), 2010, pp. 58–64,

70. R. Chen, N. Park, V. Prasanna, High throughput energy efficient parallel fft architecture on fpgas, in: Proceedings of the 2013 IEEE High Performance Extreme Computing Conference (HPEC), 2013, pp.1-6,
71. R. Das, O. Mutlu, T. Moscibroda, C. R. Das, Application-aware prioritization mechanisms for on-chip networks, in: Proceedings of the 42nd Annual IEEE/ ACM International Symposium on Micro architecture, ACM, 2009, pp. 280–291.
72. RaduMarculescu, Umit Y. Ogras, Li-ShiuanPeh, Natalie Enright Jerger, and YatinHoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, No. 1, 2009, pp(3-22).
73. Ran Manevich, Israel Cidon and Avinoam Kolodny, “Design and dynamic management of hierarchical NoCs”, *Microprocessors and Microsystems* (2015), Elsevier.
74. S. Kaushik, A.K. Singh, T. Srikanthan, Computation and communication aware run-time mapping for NoC-based MPSoC platforms, SOC Conference (SOCC), 2011 IEEE International, 26-28 September 2011, 185-190.
75. S. Ranganathan, R. Krishnan, H. Sriharsha, Efficient hardware implementation of scalable fft using configurableradix - 4/2, in: Proceedings of the 2nd International Conference on Devices, Circuits and Systems (ICDCS), 2014, pp. 1-5
76. S. Saponara, M. Rovini, L. Fanucci, A. Karachalios, G. Lentaris, D. Reisis, Design and comparison of fftvlsi architectures for soc telecom applications with different flexibility, speed and complexity trade-offs, Circ., Syst. Signal Process .31 (2) (2012) 627-649,
77. S. Subha, A scheduling algorithm for network on chip, International Conference on Advances in Computing, Control, and Telecommunication Technologies, (2009) 289-291.
78. S. Tosun, O. Ozturk, M. Ozen, An ILP formulation for

application mapping onto Network-on-Chips, International Conference on Application of Information and Communication Technologies (AICT), 2009, 1–5.

79. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, N. Borkar, An 80-tile 1.28tflops network-on-chip in 65 nm cmos, Solid-State Circuits Conference, 2007, ISSCC 2007, Digest of Technical Papers, IEEE International, (2007) 98– 589.
80. S.Ranganathan, R. Krishnan, H. Sriharsha, Efficient hardware implementation of 1024 point radix-4 fft, Advances in Signal Processing and Intelligent Recognition Systems, Advances in Intelligent Systems and Computing, 264, Springer International Publishing, 2014, pp. 203–211
81. Suleyman Tosun, “Cluster-based application mapping method for Network-on-Chip”, Advances in Engineering Software, 42 (2011) 868–874, Elsevier.
82. T. - Y. Sung, H. - C. Hsin, Y. - P. Cheng, Low - power and high - speed cordic based split -radix fft processor for OFDM systems, Digit. Signal Process., 20 (2) (2010) 511–527
83. T. C. Xu, T. Pahikkala, P. Liljeberg, J. Plosila, H. Tenhunen, Optimized multi core architectures for data parallel fast fourier transform, in: Proceedings of the 14th In-ternational Conference on Computer Systems and Technologies, in: Comp Sys Tech'13, ACM, NewYork, NY, USA, 2013, pp. 75–82,
84. T. Murata, Petri nets: properties, analysis and applications, Proc. IEEE 77 (4) (1989) 541–580.
85. T.T. Ye, L. Benini, G. De Micheli, Analysis of power consumption on switch fabrics in network routers, Design Automation Conference, 2002, Proceedings, 39th, 2002, 524–529.
86. Tahir Maqsood , Sabeen Ali, Saif U.R. Malik, Sajjad A. Madani “Dynamic task mapping for Network-on-Chip based systems” Journal of Systems Architecture, Elsevier Vol. 61, 2015,

pp(293-306)

87. Tassadaq Hussain "HMMC: A memory controller for heterogeneous Multi-core System" Microprocessors and Microsystems, Elsevier, Vol. 39 (2015) pp (752-766)
88. TeijoLehtonen, PasiLiljeberg, and JuhaPlosila "Online Reconfigurable Self Timed Links for Fault Tolerant NoC" Hindawi Publishing Corporation VLSI Design (2007), pp (1-13).
89. Umit Y. Ogras, Paul Bogdan, and RaduMarculescu "An Analytical Approach for Network-on-Chip Performance Analysis" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 12, 2010, pp(2001-2014).
90. Vasilis F. Pavlidis, Eby G. Friedman "3D Topologies for Networks-on-Chip" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 15, No. 10, October 2007 pp (1081-1091)
91. Vincenzo Rana, David Atienza, Marco Domenico Santambrogio, Donatella Sciuto, Giovanni De Micheli, A reconfigurable Network-on-Chip architecture for optimal multi-processor SoC communication, 16th IFIP/IEEE International Conference on Very Large Scale Integration, Rhodes, Greece, October 13–15, 2008.
92. W. Quan, A.D. Pimentel, A system-level simulation framework for evaluating task migration in MPSoCs. Compilers, Architecture and Synthesis for Embedded Systems (CASES), 2014 International Conference on IEEE, 2014, October, 1-9.
93. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, Design Automation Conference, 2001, Proceedings, (2001) 684-689.
94. Wenbiao Zhou, Yan Zhang, Zhigang Mao, An application specific NoC mapping for optimized delay, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006, 184-188.

95. Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, and Sao-Jie Chen "Networks on Chips: Structure and Design Methodologies" Hindawi Publishing Corporation., Journal of Electrical and Computer Engineering (2012), pp (1-13).
96. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, A 5-GHz mesh inter-connect for a tera flops processor, IEEE Micro 27(5)(2007) 51–61,
97. Y. Wang, H. Liu, D. Liu, Z. Qin, Z. Shao, E.H.M. Sha, Overhead-aware energy optimization for real-time streaming applications on multiprocessor system-on-chip, ACM Trans. Des. Automat. Electron. Syst. (TODAES) 16 (2) (2011) 14.
98. Yang Quansheng, Wu Zhekai "An Improved mesh topology and Its Routing Algorithm for NoC" IEEE Xplorer, 2010, pp(1-4)
99. Yung-Chang Chang, Ching-Te Chiu "A Study of NoC Topologies and Switching Arbitration Mechanisms" 14th International Conference on High Performance Computing and Communications, IEEE Xplorer, 2012, pp (1643-1647).